Framework for data generation in real-time systems
DOI:
https://doi.org/10.17979/ja-cea.2025.46.12184Keywords:
Real-time systems, Multiprocessor, Static scheduling, Allocation, DatasetAbstract
The present contribution is framed in the context of partitioned real-time systems in multiprocessor environments. A tool is presented that allows to perform static task scheduling in a decoupled environment. This tool encompasses from synthetic load generation with configurable temporal parameters, to the validation of the generated plans. The process includes the phases of assigning the tasks to partitions, hosting them in processors and the temporal scheduling of the whole system.
References
Aceituno, J., Guasque, A., Balbastre, P., Simo, J., Crespo, A., 2022. Planificador combinado: una estrategia para mejorar el rendimiento de los sistemas de tiempo real crítico. pp. 870–876.
Aceituno, J. M., Guasque, A., Balbastre, P., Simó, J., Crespo, A., 2021. Hardware resources contention-aware scheduling of hard real-time multiprocessor systems. Journal of Systems Architecture 118, 102223.
Coffman Jr, E. G., Garey, M. R., Johnson, D. S., 1984. Approximation algorithms for bin-packing—an updated survey. In: Algorithm design for computer system design. Springer, pp. 49–106.
Crespo, A., Ripoll, I., Albertos, P., 1999. Reducing delays in rt control: The control action interval. IFAC Proceedings Volumes 32 (2), 8527–8532, 14th IFAC World Congress 1999, Beijing, Chia, 5-9 July.
Davis, R. I., Burns, A., 2009. Priority assignment for global fixed priority pre-emptive scheduling in multiprocessor real-time systems. In: 2009 30th IEEE Real-Time Systems Symposium. pp. 398–409. DOI: 10.1109/RTSS.2009.31
Davis, R. I., Burns, A., 2011. A survey of hard real-time scheduling for multiprocessor systems. ACM Comput. Surv. 43 (4).
Liu, C. L., Layland, J. W., 1973. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. ACM 20 (1), 46–61.
Ortiz, L., Guasque, A., Balbastre, P., Simó, J., 2024. Allocation algorithms for multicore partitioned mixed-criticality real-time systems. PeerJ Computer Science 10.
Poggi, T., Onaindia, P., Azkarate-askatsua, M., Grüttner, K., Fakih, M., Peiró, S., Balbastre, P., 2018. A hypervisor architecture for low-power real-time embedded systems. In: 2018 21st Euromicro Conference on Digital System Design (DSD). pp. 252–259.
Downloads
Published
Issue
Section
License
Copyright (c) 2025 Marc Fontalba Roca, Luis Ortiz Enguix, Patricia Balbastre Betoret, Ana Guasque Ortega, José Enrique Simó Ten, Alfons Crespo Lorente
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.
